UNIT-II

Fundamentals of Boolean Algebra

- Basic Postulates
- **Postulate 1 (Definition)**: A Boolean algebra is a closed algebraic system containing a set *K* of two or more elements and the two operators and +.
- Postulate 2 (Existence of 1 and 0 element):
 (a) a + 0 = a (identity for +), (b) a 1 = a (identity for •)
- *Postulate 3 (Commutativity)*:
 (a) *a* + *b* = *b* + *a*,

(b)
$$a \bullet b = b \bullet a$$

Postulate 4 (Associativity):
 (a) a + (b + c) = (a + b) + c

Postulate 5 (Distributivity):
 (a) a + (b ● c) = (a + b) ●(a + c)
 (b) a ● (b)

- Postulate 6 (Existence of complement): (a) $_{A+}$ $\overline{_{A}} = 1$ (b)
- Normally

 is omitted.

 $A \bullet \overline{A} = 0$

Fundamentals of Boolean Algebra

- Fundamental Theorems of Boolean Algebra
- Theorem 1 (Idempotency):

 (a) a + a = a
 (b) aa = a

 Theorem 2 (Null element):
 - (a) a + 1 = 1 (b) a0 = 0
- Th<u>e</u>orem 3 (Involution)

 $\overline{A} = A$

• Properties of 0 and 1 elements (Table 2.1):

OR	AND	Complement
<i>a</i> + 0 = 0	<i>a</i> 0 = 0	0' = 1
<i>a</i> + 1 = 1	a1 = a	1' = 0

Fundamentals of Boolean Algebra (3)

• Theorem 4 (Absorption)

(a) a + ab = a (b) a(a + b) = a

- Examples:
 - (X + Y) + (X + Y)Z = X + Y- AB'(AB' + B'C) = AB'
- Theorem 5 (a) a + a'b = a + b (b) a(a' + b) = ab
- Examples:
 - B + AB'C'D = B + AC'D
 - (X + Y)((X + Y)' + Z) = (X + Y)Z

Fundamentals of Boolean Algebra (4)

• Theorem 6

(a) ab + ab' = a (b) (a + b)(a + b') = a

• Examples:

$$- ABC + AB'C = AC - (W' + X' + Y' + Z')(W' + X' + Y' + Z)(W' + X' + Y + Z')(W' + X' + Y + Z) = (W' + X' + Y')(W' + X' + Y + Z')(W' + X' + Y + Z) = (W' + X' + Y')(W' + X' + Y) = (W' + X')$$

Fundamentals of Boolean Algebra (5)

• Theorem 7

(a)
$$ab + ab'c = ab + ac$$
 (b) $(a + b)(a + b' + c) = (a + b)(a + c)$

• Examples:

- wy' + wx'y + wxyz + wxz' = wy' + wx'y + wxy + wxz= wy' + wy + wxz'= w + wxz'= w- (x'y' + z)(w + x'y' + z') = (x'y' + z)(w + x'y')

Fundamentals of Boolean Algebra (6)

- Theorem 8 (DeMorgan's Theorem)
 (a) (a + b)' = a'b'
 (b) (ab)' = a' + b'
- Generalized DeMorgan's Theorem
 (a) (*a* + *b* + ... *z*)' = *a*'*b*' ... *z*'
 (b) (*ab* ... *z*)' = *a*' + *b*' + ... *z*'
- Examples:

-
$$(a + bc)' = (a + (bc))'$$

= $a'(bc)'$
= $a'(b' + c')$
= $a'b' + a'c'$
Note: $(a + bc)' \neq a'b' + c'$

Logic Gates

• Electrical Signals and Logic Values

Electric Signal	Logic Value			
	Positive Logic	Negative Logic		
High Voltage (H)	1	0		
Low Voltage (L)	0	1		

- A signal that is set to logic 1 is said to be *asserted, active,* or *true*.
- An active-high signal is asserted when it is high (positive logic).
- An active-low signal is asserted when it is low (negative logic).

AND

Logic notation A•B = C
 (Sometimes AB = C)



Α	В	С	
0	0	0	
0	1	0	
1	0	0	
1	1	1	

OR

- Logic notation A + B = C



Α	В	С		
0	0	0		
0	1	1		
1	0	1		
1	1	1		

Inversion (NOT)



Exclusive OR (XOR)



Either A or B, but not both

This is sometimes called the **inequality detector**, because the result will be 0 when the inputs are the same and 1 when they are different.

The truth table is the same as for S on Binary Addition. $S = A \oplus B$

Α	В	S
0	0	0
1	0	1
0	1	1
1	1	0

UNIVERSAL GATES

NAND (NOT AND)



 $Q = A \cdot B$

Α	В	Q		
0	0	1		
0	1	1		
1	0	1		
1	1	0		

Basic Functional Components

• AND, OR, and NOT gates constructed exclusively from NAND gates

$$A = \underbrace{F(A, B)}_{F(A, B)} = \overline{AB} = AB \qquad A = \underbrace{F(A, A)}_{F(A, A)} = \overline{AA} = \overline{A}$$

AND gate

NOT gate



Hence, NAND gate may be used to implement all three elementary operators.

NOR (NOT OR)



$$\mathbf{Q} = \mathbf{A} + \mathbf{B}$$

Α	В	Q		
0	0	1		
0	1	0		
1	0	0		
1	1	0		

Basic Functional Components

• AND, OR, and NOT gates constructed exclusively from NOR gates.



OR gate

NOT gate



Hence, NOR gate may be used to implement all three elementary operators.

Summary

Summary for all 2-input gates								
Inp	outs	Output of each gate						
А	В	AND	NAND	OR	NOR		XOR	XNOR
0	0	0	1	0	1		0	1
0	1	0	1	1	0		1	0
1	0	0	1	1	0		1	0
1	1	1	0	1	0		0	1

MINIMIZATON OF LOGIC EXPRESSION

- Goal -- minimize the cost of realizing a switching function
- Cost measures and other considerations
 - Number of gates
 - Number of levels
 - Gate fan in and/or fan out
 - Interconnection complexity
 - Preventing hazards
- Two-level realizations
 - Minimize the number of gates (terms in switching function)
 - Minimize the fan in (literals in switching function)
- Commonly used techniques
 - Boolean algebra postulates and theorems
 - Karnaugh maps

Simplification Using Boolean Algebra

• A simplified Boolean expression uses the fewest gates possible to implement a given expression.



Simplification Using Boolean Algebra

- AB+A(B+C)+B(B+C)
 - (distributive law)
 - AB+AB+AC+BB+BC
 - (BB=B)
 - AB+AB+AC+<mark>B</mark>+BC
 - (AB+AB=AB)
 - AB+AC+B+BC
 - (B+BC=B)
 - AB+AC+<mark>B</mark>
 - (AB+B=B)
 - **B**+AC



Simplification Using Boolean Algebra

• Try these:

$\begin{bmatrix} \overline{AB} (C + BD) + \overline{AB} \end{bmatrix} C$ $\overline{ABC} + \overline{ABC} + \overline{AC} + \overline{ABC} + \overline{AC} + \overline{ABC} + \overline{AC} + \overline{ABC} + \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{AC} + \overline{ABC} + \overline{$

Standard Forms of Boolean Expressions

- All Boolean expressions, regardless of their form, can be converted into either of two standard forms:
 - The sum-of-products (SOP) form
 - The product-of-sums (POS) form
- Standardization makes the evaluation, simplification, and implementation of Boolean expressions much more systematic and easier.

The Sum-of-Products (SOP) Form

- An SOP expression

 → when two or more
 product terms are
 summed by Boolean
 addition.
 - Examples:
 - AB + ABC $ABC + CDE + \overline{B}C\overline{D}$ $\overline{A}B + \overline{A}B\overline{C} + AC$ Also: $A + \overline{A}BC + B\overline{C}\overline{D}$
- In an SOP form, a single overbar cannot extend over more than one variable; however, more than one variable in a terr can have an overba example: A B C isis T: ABCBUT

Converting Product Terms to Standard SOP

- **Step 1:** Multiply each nonstandard product term by a term made up of the sum of a missing variable and its complement. This results in two product terms.
 - As you know, you can multiply anything by 1 without changing its value.
- Step 2: Repeat step 1 until all resulting product term contains all variables in the domain in either complemented or uncomplemented form. In converting a product term to standard form, the number of product terms is doubled for each missing variable.

Converting Product Terms to Standard SOP (example)

• Convert the following Boolean expression into standard SOP form:

 $A\overline{B}C + \overline{A}\overline{B} + AB\overline{C}D$

 $A\overline{B}C = A\overline{B}C(D + \overline{D}) = \overline{A\overline{B}CD} + \overline{A\overline{B}CD}$

 $\overline{A} \,\overline{B} = \overline{A} \,\overline{B} \,(C + \overline{C}) = \overline{A} \,\overline{B} \,C + \overline{A} \,\overline{B} \,C$ $\overline{A} \,\overline{B} \,C \,(D + \overline{D}) + \overline{A} \,\overline{B} \,\overline{C} \,(D + \overline{D}) = \overline{\overline{A} \,\overline{B} \,CD} + \overline{\overline{A} \,\overline{B} \,CD} + \overline{\overline{A} \,\overline{B} \,\overline{C} \,D} + \overline{\overline{A} \,\overline{B} \,\overline{C} \,D}$

 $A\overline{B}C + \overline{A}\overline{B} + AB\overline{C}D = \overline{AB}CD + \overline{AB}C\overline{D} + \overline{AB}CD + \overline$

The Product-of-Sums (POS) Form

- When two or more sum terms are multiplied, the result expression is a productof-sums (POS):
 - Examples:
 - $(\overline{A} + B)(A + \overline{B} + C)$ $(\overline{A} + \overline{B} + \overline{C})(C + \overline{D} + E)(\overline{B} + C + D)$ $(A+B)(A+\overline{B}+C)(\overline{A}+C)$

Also: A(A + B + C)(B + C + D) In a POS form, a single overbar cannot extend over more than one variable; however, more than one variable in a can have an terr overba example: $\overline{A} + \overline{B} + \overline{C}$ is OI 4 + B + CBUTNN 27

Converting a Sum Term to Standard POS

- **Step 1:** Add to each nonstandard product term a term made up of the product of the missing variable and its complement. This results in two sum terms.
 - As you know, you can add 0 to anything without changing its value.
- Step 2: Apply rule \rightarrow A+BC=(A+B)(A+C).
- Step 3: Repeat step 1 until all resulting sum terms contain all variable in the domain in either complemented or uncomplemented form.

Converting a Sum Term to Standard POS (example)

• Convert the following Boolean expression into standard POS form:

 $(A + \overline{B} + C)(\overline{B} + C + \overline{D})(A + \overline{B} + C + D)$

 $A + \overline{B} + C = A + \overline{B} + C + D\overline{D} = (A + \overline{B} + C + D)(A + \overline{B} + C + D)$

 $\overline{B} + C + \overline{D} = \overline{B} + C + \overline{D} + A\overline{A} = (\overline{A + B + C + D})(\overline{A} + \overline{B} + C + \overline{D})$

 $(A + \overline{B} + C)\overline{(B + C + D)}(A + \overline{B} + C + D) =$ $(A + \overline{B} + C + D)(A + \overline{B} + C + D)(A + \overline{B} + C + D)(\overline{A} + \overline{B} + C + D)(A + \overline{B} + \overline{C} + D)$

Boolean Expressions & Truth Tables

- All <u>standard Boolean expression</u> can be easily converted into truth table format using binary values for each term in the expression.
- Also, <u>standard SOP or POS</u> expression can be determined from the truth table.

Converting SOP Expressions to Truth Table Format

- Recall the fact:
 - An SOP expression is equal to 1 only if at least one of the product term is equal to 1.
- Constructing a truth table:
 - Step 1: List all possible combinations of binary values of the variables in the expression.
 - Step 2: Convert the SOP expression to standard form if it is not already.
 - Step 3: Place a 1 in the output column (X) for each binary value that makes the <u>standard SOP</u> expression a 1 and place 0 for all the remaining binary values.

Converting SOP Expressions to Truth Table Format (example)

 Develop a truth table for the standard SOP expression

 $\overline{ABC} + A\overline{BC} + ABC$



Converting POS Expressions to Truth Table Format

- Recall the fact:
 - A POS expression is equal to 0 only if at least one of the product term is equal to 0.
- Constructing a truth table:
 - Step 1: List all possible combinations of binary values of the variables in the expression.
 - Step 2: Convert the POS expression to standard form if it is not already.
 - Step 3: Place a 0 in the output column (X) for each binary value that makes the <u>standard POS</u> expression a 0 and place 1 for all the remaining binary values.

Converting POS Expressions to Truth Table Format (example)

 Develop a truth table for the standard SOP expression

 $(A + B + C)(\overline{A + B} + C)(\overline{A + B} + \overline{C})(\overline{A + B} + \overline{C})(\overline{A + B} + \overline{C})(\overline{A + B} + C)$



Determining Standard Expression from a Truth Table

- To determine the standard SOP expression represented by a truth table.
- Instructions:
 - Step 1: List the binary values of the input variables for which the output is 1.
 - Step 2: Convert each binary value to the corresponding product term by replacing:
 - each 1 with the corresponding variable, and
 - each 0 with the corresponding variable complement.
- Example: $1010 \rightarrow ABCD$

Determining Standard Expression from a Truth Table

- To determine the standard POS expression represented by a truth table.
- Instructions:
 - Step 1: List the binary values of the input variables for which the output is 0.
 - Step 2: Convert each binary value to the corresponding product term by replacing:
 - each 1 with the corresponding variable complement, and
 - each 0 with the corresponding variable.
- Example: $1001 \rightarrow \overline{A} + B + C + \overline{D}$
The Karnaugh Map

- Feel a little difficult using Boolean algebra laws, rules, and theorems to simplify logic?
- A K-map provides a systematic method for simplifying Boolean expressions and, if properly used, will produce the simplest SOP or POS expression possible, known as the <u>minimum expression</u>.

What is K-Map

- It s si ilar to truth ta le; i stead of eig orga ized (i/p and o/p) into columns and rows, the K-map is an array of cells in which each cell represents a binary value of the input variables.
- The cells are arranged in a way so that simplification of a given expression is simply a matter of properly grouping the cells.
- K-maps can be used for expressions with 2, 3, 4, and 5 variables.

The 3 Variable K-Map

• There are 8 cells as shown:



The 4-Variable K-Map

A	C	C	1 1	1
C	$\overline{A} \overline{B} \overline{C} \overline{D}$	$\overline{A} \overline{B} \overline{C} D$	$\overline{A} \overline{B} CDA B$	$C\overline{D}^{-}$ –
C	$\overline{A} B\overline{C}\overline{D}$	$\overline{A} B\overline{C} D$	$\overline{A} BCD$	$\overline{A} BC\overline{D}$
1	ABC D	ABC D	ABCD	ABCD
1	$A\overline{B}\ \overline{C}\ \overline{D}$	$A\overline{B}\ \overline{C}\ D$	$A\overline{B}CD$	$A\overline{B}\ C\overline{D}$

K-Map SOP Minimization

- The K-Map is used for simplifying Boolean expressions to their minimal form.
- A minimized SOP expression contains the fewest possible terms with fewest possible variables per term.
- Generally, a minimum SOP expression can be implemented with fewer logic gates than a standard expression.

Karnaugh Maps (K-maps)

- If m_i is a minterm of f, then place a 1 in cell i of the K-map.
- If M_i is a maxterm of f, then place a 0 in cell i.
- If d_i is a dot are of f, then place a d or x in cell i.

Examples

• Two variable K-map $f(A,B)=\sum m(0,1,3)=A`B`+A`B+AB$



Grouping the 1s (rules)

- 1. A group must contain either 1,2,4,8,or 16 cells (depending on number of variables in the expression)
- 2. Each cell in a group must be adjacent to one or more cells in that same group, but all cells in the group do not have to be adjacent to each other.
- 3. Always include the largest possible number of 1s in a group in accordance with rule 1.
- 4. Each 1 on the map must be included in at least one group. The 1s already in a group can be included in another group as long as the overlapping groups include noncommon 1s.

Determining the Minimum SOP Expression from the Map

- 2. Determine the minimum product term for each group.
 - For a 3-variable map:
 - 1. A 1-cell group yields a 3-variable product term
 - 2. A 2-cell group yields a 2-variable product term
 - 3. A 4-cell group yields a 1-variable product term
 - 4. An 8-cell group yields a value of 1 for the expression.
 - For a 4-variable map:
 - 1. A 1-cell group yields a 4-variable product term
 - 2. A 2-cell group yields a 3-variable product term
 - 3. A 4-cell group yields a 2-variable product term
 - 4. An 8-cell group yields a a 1-variable product term
 - 5. A 16-cell group yields a value of 1 for the expression.

Determining the Minimum SOP Expression from the Map (example)



Three-Variable K-Maps



Three-Variable K-Map Examples

• We can write any way either AB and C or A BC













Determining the Minimum SOP Expression from the Map (exercises)



Four-Variable K-Maps



Practicing K-Map (SOP)

$A\overline{B} C + \overline{A} BC + \overline{A} \overline{B} C + \overline{A} \overline{B} C + \overline{A} \overline{B} C$



$\overline{B} \ \overline{C} \ \overline{D} + \overline{A} \ \overline{B} \ \overline{C} \ \overline{D} \ \overline{C} \ \overline{C} \ \overline{C} \ \overline{C} \ \overline{D} \ \overline{C} \$



Mapping Directly from a Truth Table



Do t Care Co ditio s

- Sometimes a situation arises in which some input variable combinations are not allowed, i.e. BCD code:
 - There are six invalid combinations: 1010, 1011, 1100, 1101, 1110, and 1111.
- Since these unallowed states will never occur in an application involving the BCD code → they can be treated as do t are ter s ith respet to their effect on the output.
- The dot are ters a e used to ad a tage o the Kmap (how? see the next slide).

Do t Care Co ditio s





Without do t are Y = ABC + ABCD

> With do t are Y = A + BCD

Mapping a Standard POS Expression (full example)



Combinational Circuits



Fig. 4-1 Block Diagram of Combinational Circuit



Fig. 4-2 Logic Diagram for Analysis Example

Designing Combinational Circuits

In general we have to do following steps:

- 1. Problem description
- 2. Input/output of the circuit
- 3. Define truth table
- 4. Simplification for each output
- 5. Draw the circuit

Decoder

 Is a combinational circuit that converts binary information from n input lines to a maximum of 2ⁿ unique output lines For example if the number of input is n=3 the number of output lines can be m=2³. It is also known as 1 of 8 because one output line is selected out of 8 available lines:





Fig. 4-18 3-to-8-Line Decoder

Decoder with Enable Line

- Decoders usually have an enable line,
- If enable=0 , decoder is off. It means all output lines are zero
- If enable=1, decoder is on and depending on input, the corresponding output line is 1, all other lines are 0
- See the truth table in next slide

Truth table for decoder

E a2 a1 a0 D7 D6 D5 D4 D3 D2 D1 D0

0 x x x 0 0 0 0 0 0 0 0 100000000001 10 0 1 0 0 0 0 0 0 1 0 1 1 1 1 1 1 0 0 0 0 0 0 0 11



(a) Logic diagram

(b) Truth table

Fig. 4-19 2-to-4-Line Decoder with Enable Input

Major application of Decoder

Decoder is use to implement any combinational cicuits (fⁿ)

For e a ple the truth ta le for full adder is s , ,z = \sum , , , a d C , ,z = \sum , , , . The i ple e tatio ith de oder is:



Fig. 4-21 Implementation of a Full Adder with a Decoder

Multiplexer

- It is a combinational circuit that selects binary information from one of the input lines and directs it to a single output line
- Usually there are 2ⁿ input lines and n selection lines whose bit combinations determine which input line is selected
- For example for 2-to-1 multiplexer if selection S is zero then I₀ has the path to output and if S is one I₁ has the path to output (see the next slide)

2-to-1 multiplexer



(a) Logic diagram

(b) Block diagram





(a) Logic diagram

Fig. 4-25 4-to-1-Line Multiplexer

Boolean function Implementation

- Another method for implementing boolean function is using multiplexer
- For doing that assume boolean function has n variables. We have to use multiplexer with n-1 selection lines and
- 1- first n-1 variables of function is used for data input
- 2- the remaining single variable (named z) is used for data i put. Ea h data i put a e z, z, or . From truth table we have to find the relation of F and z to be able to design input lines. For example : f,, z = \sum ,,,



(a) Truth table

(b) Multiplexer implementation

Fig. 4-27 Implementing a Boolean Function with a Multiplexer

F A,B,C,D = ∑ ,,, , , , ,



Fig. 4-28 Implementing a 4-Input Function with a Multiplexer

Prgrammable Logic Organization

- Pre-fabricated building block of many AND/OR gates (or NOR, NAND)
- "Personalized" by making or breaking connections among the gates



Programmable Array Block Diagram for Sum of Products Form

Basic Programmable Logic Organizations

 Depending on which of the AND/OR logic arrays is programmable, we have three basic organizations

ORGANIZATION	AND ARRAY	OR ARRAY
PAL	PROG.	FIXED
PROM	FIXED	PROG.
PLA	PROG.	PROG.
PLA Logic Implementation

Key to Success: Shared Product Terms

Equations

Example:

F0 = A + BC F1 = AC + AB F2 = BC + ABF3 = BC + A

Personality Matrix

Product	Inputs	Outputs	
term	A B C	F ₀ F ₁ F ₂	F3
A B	1 1 -	0 1 1	0
BC	- 01	0 0 0	1 Reuse
AC	1 - 0	0 1 0	$0 \int_{torms}^{0}$
BC	- 00	\bigcirc 0 \bigcirc	0'/ terms
А	1	\bigcirc 0 0	1

Input Side:

- 1 = asserted in term
- 0 = negated in term
- = does not participate

Output Side:

- 1 = term connected to output
- 0 = no connection to output

PLA Logic Implementation

Example Continued - Unprogrammed device



Sequential Circuits

- Circuits require memory to store intermediate data
- Sequential circuits use a periodic signal to determine when to store values.
 - A clock signal can determine storage times
 - Clock signals are periodic
- Single bit storage element is a flip flop
- A basic type of flip flop is a latch
- Latches are made from logic gates
 - NAND, NOR, AND, OR, Inverter

The story so far ...

- Logical operations which respond to combinations of inputs to produce an output.
 - Call these **combinational logic** circuits.
- For example, can add two numbers. But:
 - No way of adding two numbers, then adding a third (a sequential operation);
 - No way of remembering or storing information after inputs have been removed.
- To handle this, we need **sequential logic** capable of storing intermediate (and final) results.

Sequential Circuits



Sequential Circuits: Flip flops

Overview

- Latches respond to trigger levels on control inputs
 - Example: If G = 1, input reflected at output
- Difficult to precisely time when to store data with latches
- Flip flips store data on a rising or falling trigger edge.
 - Example: control input transitions from 0 -> 1, data input appears at output
 - Data remains stable in the flip flop until until next rising edge.
- Different types of flip flops serve different functions
- Flip flops can be defined with characteristic functions.



• When C is high, D passes from input to output (Q)

Master-Slave D Flip Flop

- Consider two latches combined together
- Only one *C* value active at a time
- Output changes on falling edge of the clock



Fig. 5-9 Master-Slave D Flip-Flop

- D Flip-Flop
- Stores a value on the positive edge of C
- Input changes at other times have no effect on output



D gets latched to Q on the rising edge of the clock.

Clocked D Flip-Flop

- Stores a value on the positive edge of C
- Input changes at other times have no effect on output



Positive and Negative Edge D Flip-Flop

- D flops can be triggered on positive or negative edge
- Bubble before *Clock (C)* input indicates negative edge trigger



Asynchronous Inputs

• J, K are synchronous inputs

o Effects on the output are synchronized with the *CLK* input.

• **Asynchronous inputs** operate independently of the synchronous inputs and clock

o Set the FF to 1/0 states at any time.



FF response
Clocked operation*
Q = 1 (regardless of CLK)
Q = 0 (regardless of CLK)
Not used
2010/2017

*Q will respond to J, K, and CLK

Asynchronous Inputs



Asynchronous Inputs



Data D QCLK C Q'Reset Q'

(b) Graphic symbol

R	С	D	Q	Q'
0	Х	Х	0	1
1	\uparrow	0	0	1
1	\uparrow	1	1	0

(b) Function table

- Note reset signal (R) for
 D flip flop
- If R = 0, the output Q is cleared
- •This event can occur at any time, regardless of the value of the CLK

Fig. 5-14 D Flip-Flop with Asynchronous Reset

Parallel Data Transfer

- Flip flops store outputs from combinational logic
- Multiple flops can store a collection of data



Summary

- Flip flops are powerful storage elements
 - They can be constructed from gates and latches!
- D flip flop is simplest and most widely used
- Asynchronous inputs allow for clearing and presetting the flip flop output
- Multiple flops allow for data storage
 - The basis of computer memory!
- Combine storage and logic to make a computation circuit
- Next time: Analyzing sequential circuits.

Counters

- Counters are important components in computers
 - The increment or decrement by one in response to input
- Two main types of counters
 - Ripple (asynchronous) counters
 - Synchronous counters
- Ripple counters
 - Flip flop output serves as a source for triggering other flip flops
- Synchronous counters
 - All flip flops triggered by a clock signal
- Synchronous counters are more widely used in industry.

Counters

- Counter: A register that goes through a prescribed series of states
- Binary counter
 - Counter that follows a binary sequence
 - N bit binary counter counts in binary from n to 2^{n-1}
- Ripple counters triggered by initial Count signal
- Applications:
 - Watches
 - Clocks
 - Alarms
 - Web browser refresh

Binary Ripple Counter

- Reset signal sets all outputs to 0
- Count signal toggles output of low-order flip flop
- Low-order flip flop provides trigger for adjacent flip flop
- Not all flops change value simultaneously
 - Lower-order flops change first
- Focus on D flip flop implementation





(a) With T flip-flops



Fig. 6-8 4-Bit Binary Ripple Counter

Asynchronous Counters

- Each FF output drives the CLK input of the next FF.
- FFs do not change states in exact synchronism with the applied clock pulses.
- There is delay between the responses of successive FFs.
- *Ripple counter* due to the way the FFs respond one after another in a kind of rippling effect.

A ₃	A ₂	A ₁	A ₀
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
1	0	0	0
1	0	0	1

Synchronous counters

- Synchronous(parallel) counters
 - All of the FFs are triggered simultaneously by the clock input pulses.
 - All FFs change at same time
- Remember
 - If J=K=0, flop maintains value
 - If J=K=1, flop toggles
- Most counters are synchronous in computer systems.
- Can also be made from D flops
- Value increments on positive edge



Fig. 6-12 4-Bit Synchronous Binary Counter $_{94}$

Synchronous counters

- Synchronous counters
 - Same counter as previous slide except Count enable replaced by J=K=1
 - Note that clock signal is a square wave
 - Clock fans out to all clock inputs



Circuit operation

Count	D	C	D	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1 T I	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	D
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1
0	0	0	0	0
12.42	1.0	1.22	410	274
3.52	3.8	82	•	-
5 G	1.2	etc.	100	1.14

- Count value increments on each negative edge
- Note that low-order bit (A) toggles on each clock cycle

Registers

- Register
 - Consists of N Flip-Flops
 - Stores N bits
 - Common clock used for all Flip-Flops
- Shift Register
 - A register that provides the ability to shift its contents (either left or right).
 - Must use Flip-Flops
 - Either edge-triggered or master-slave
 - Cannot use Level-sensitive Gated Latches

Overview of Shift Registers

- A shift register is a sequential logic device made up of flip-flops that allows parallel or serial loading and serial or parallel outputs as well as shifting bit by bit.
- Common tasks of shift registers:
 - Serial/parallel data conversion
 - Time delay
 - Ring counter
 - Twisted-ring counter or Johnson counter
 - Memory device

Characteristics of Shift Registers

- Number of bits (4-bit, 8-bit, etc.)
- Loading
 - Serial
 - Parallel (asynchronous or synchronous)
- Common modes of operation.
 - Parallel load
 - Shift right-serial load
 - Shift left-serial load
 - Hold
 - Clear
- Recirculating or non-recirculating

Serial/Parallel Data Conversion

Shift registers can be used to convert from serialto-parallel or the reverse from parallel-to-serial.

